(Return to ICNN97 Homepage) (Return to ICNN'97 Agenda)



ICNN'97 FINAL PAPER LIST


EO: ELECTRONICS & OPTICAL IMPLEMENTATIONS

Oral Sessions: EO1, EO2, EO3 Poster Session: EOP2


Session Chairs:

EO1 Wed (AM) Gunhan Dundar, Bogazici University

EO2 Wed (PM) P. Saratchandran, Nanyang Technological University

EO3 Thurs (AM) Pasi Kolinummi, Tampere Univ. of Technology


SESSION EO1: Wednesday, June 11, 1997; 10:00 - 12:00 AM (Return to Top)


ICNN97 Electronics & Optical Implementations Session: EO1A Paper Number: 584 Oral

An analog VLSI front-end for auditory feature analysis

Nagendra Kumar, Wolfgang Himmelbauer, Gert Cauwenberghs and Andreas G. Andreou

Keywords: analog VLSI auditory feature analysis TI-DIGITS database

_____

ICNN97 Electronics & Optical Implementations Session: EO1B Paper Number: 377 Oral

Accurate analog VLSI model of calcium-dependent bursting neurons

A. Laflaquiere, S. Le Masson, G. Le Masson, and J. P. Dom

Keywords: VLSI Model neurophysiology biological model

_____

ICNN97 Electronics & Optical Implementations Session: EO1C Paper Number: 232 Oral

Efficient VLSI implementation of a 3-layer threshold network

Jung H. Kim, Sung-Kwon Park and Youngnam Han

Keywords: VLSI threshold network Expand-and-truncate learning

_____

ICNN97 Electronics & Optical Implementations Session: EO1D Paper Number: 555 Oral

Implementing resistive fuse with floating gate MOS transistors

H. Nagai, T. Sakai, T. Sawaji, T. Kunishima and T. Matsumoto

Keywords: resistive fuse floating gate MOS transistors weak string filter

_____

ICNN97 Electronics & Optical Implementations Session: EO1E Paper Number: 78 Oral

Parallel architecture for vector quantization

Fabio Ancona, Stefano Rovetta and Rodolfo Zunino

Keywords: Parallel architecture vector quantization toroidal-mesh topology

_____

ICNN97 Electronics & Optical Implementations Session: EO1F Paper Number: 166 Oral

Mappings of SOM and LVQ on the partial tree shape neurocomputer

Pasi Kolinummi, Timo Hamalainen and Kimmo Kaski

Keywords: SOM LVQ partial tree shape neurocomputer

_____


SESSION EO2: Wednesday, June 11, 1997; 14:40 - 16:00 PM (Return to Top)


ICNN97 Electronics & Optical Implementations Session: EO2A Paper Number: 90 Oral

ANNSyS: an analog neural network synthesis system

I. Bayraktaroglu, S. Ogrenci, G. Dundar, S. Balkir and E. Alpaydin

Keywords: analog neural network mixed signal implementation analog hardware

_____

ICNN97 Electronics & Optical Implementations Session: EO2B Paper Number: 631 Oral

Analog hardware implementation of adaptive filter structures

Jui-Kuo Juan, John G. Harris and Jose C. Principe

Keywords: Analog hardware adaptive filter VLSI

_____

ICNN97 Electronics & Optical Implementations Session: EO2C Paper Number: 253 Oral

VHDL-based design of biologically inspired pitch detection systems

S. C. Lim, A. R. Temple, S. Jones and R. Meddis

Keywords: VHDL pitch detection systems signal processing

_____

ICNN97 Electronics & Optical Implementations Session: EO2D Paper Number: 534 Oral

Effects of analog multiplier offsets on on-chip learning

Y. K. Choi, K. H. Ahn and S. -Y. Lee

Keywords: analog multiplier on-chip learning backpropagation

_____


SESSION EO3: Thursday, June 12, 1997; 10:00 - 12:00 PM (Return to Top)


ICNN97 Electronics & Optical Implementations Session: EO3A Paper Number: 280 Oral

On the Cost effectiveness of logarithmic arithmetic for back propagation training on SIMD Processors

Mark G. Arnold, Thomas A. Baily, Jerry J. Cupal, Mark D. Winkel

Keywords: Back propagation training SIMD Processor Cost effectiveness

_____

ICNN97 Electronics & Optical Implementations Session: EO3B Paper Number: 458 Oral

Parallel implementation of backpropagation neural network on a heterogenous RING processor topology

Shou King Foo, P. Saratchandran and N. Sundararajan

Keywords: backpropagation heterogenous RING processor Parallel implementation

_____

ICNN97 Electronics & Optical Implementations Session: EO3C Paper Number: 133 Oral

Penalty terms for fault tolerance

Peter J. Edwards and Alan F. Murray

Keywords: Penalty terms fault tolerance learning algorithm

_____

ICNN97 Electronics & Optical Implementations Session: EO3D Paper Number: 346 Oral

Ising Model calculation using PDM neural network hardware: Boltzmann statistical mechanics embedded in the hardware

Moritoshi Yasunaga and Yuzo Hirai

Keywords: Pulse Density Modulating NN. Boltzmann Statistical mechanics

_____

ICNN97 Electronics & Optical Implementations Session: EO3E Paper Number: 303 Oral

Spectral Noise-shaping in integrate-and fire neural network

Robert W. Adams

Keywords: Low-noise transmission Analog signals

_____

ICNN97 Electronics & Optical Implementations Session: EO3F Paper Number: 343 Oral

Digital Implementation of discrete-time cellular neural networks with distributed arithmetic

Sungjun Park, Joonho Lim Soo-Ik Chae

Keywords: Cellular NN Digital implementation

_____


SESSION EOP2: Wednesday, June 11, 1997; 16:00 - 18:20 PM (Return to Top)


ICNN97 Electronics & Optical Implementations Session: EOP2 Paper Number: 609 Poster

Pulse density neural network system using simultaneous perturbation learning rule

Yutaka Maeda, Atsushi Nakazawa and Yakichi Kanata

Keywords: Pulse density neural network simultaneous perturbation learning rule backpropagation

_____

ICNN97 Electronics & Optical Implementations Session: EOP2 Paper Number: 453 Poster

VLSI architecture for analog bidirectional pulse-coupled neural networks

Yasuhiro Ota and Bogdan M. Wilamowski

Keywords: VLSI architecture analog bidirectional pulse-coupled neural net CMOS

_____

ICNN97 Electronics & Optical Implementations Session: EOP2 Paper Number: 646 Poster

A digital neuron realization for the random neural network model

Cuneyt Cerkez, Isik Aybay and Ugur Halici

Keywords: digital neuron random neural network routing module

_____

ICNN97 Electronics & Optical Implementations Session: EOP2 Paper Number: 258 Poster

Sensitivity analysis of an analog circuit model of Lamprey unit pattern generator

Elizabeth J. Brauer, Ranu Jung, Denise Wilson and James J. Abbas

Keywords: analog circuit Lamprey unit pattern generator locomotion

_____

ICNN97 Electronics & Optical Implementations Session: EOP2 Paper Number: 173 Poster

Memory based processor array for artificial neural networks

Youngsik Kim, Mi-Jung Noh, Tack-Don Han, Shin-Dug Kim and Sung-Bong Yang

Keywords: Memory based processor array artificial neural networks memory interface

_____

ICNN97 Electronics & Optical Implementations Session: EOP2 Paper Number: 162 Poster

On the implementation pf backpropagation on Alex AVX-2 parallel system

Hazem M. Abbas and Mohamed M. Bayoumi

Keywords: backpropagation Alex AVX-2 parallel system parallel architecture

_____

ICNN97 Electronics & Optical Implementations Session: EOP2 Paper Number: 147 Poster

A pipelined speculative SIMD architecture for SOM ANN

O. Hammami and D. Suzuki

Keywords: SIMD architecture pipelining SOM ANN

_____

ICNN97 Electronics & Optical Implementations Session: EOP2 Paper Number: 89 Poster

Improving the resolution of Lazzaro winner-take-all circuit

Barbaros Sekerkiran and Ugur Cilingiroglu

Keywords: Lazzaro winner-take-all circuit CMOS resolution

_____

ICNN97 Electronics & Optical Implementations Session: EOP2 Paper Number: 79 Poster

Hardware implementation of the neural gas

Fabio Ancona, Stefano Rovetta and Rodolfo Zunino

Keywords: neural gas vector quantization video compression

_____

ICNN97 Electronics & Optical Implementations Session: EOP2 Paper Number: 276 Poster

Do we really need multiplier-based synapses for neuro-fuzzy classifiers ?

R. Dogaru and A. T. Murgan

Keywords: Multiplier based synapse Neuro-fuzzy classifiers


Web Site Author: Mary Lou Padgett (m.padgett@ieee.org) (Return to Top)
URL: http://www.mindspring.com/~pci-inc/ICNN97/papereo.htm
(Last Modified: 15-May-1997)